

SIMULATION OF NANOSCALE SYMMETRIC DOUBLE GATE $\text{Al}_{0.83}\text{In}_{0.17}\text{N}/\text{GaN}/\text{Al}_{0.83}\text{In}_{0.17}\text{N}$ USING HEMT

N.Manikandan¹, P.Nagendran², K.Vijayalakshmi³

^{1,2}PG Scholar VLSI Design, SKP Engineering College, Tiruvannamalai,

³Professor Dept of Electronics and communication, SKP Engineering College, Tiruvannamalai.

Abstract:

In these present work, I have proposed and perform the extensive simulation of the device structure having p-GaN as back barrier layer inserted in the conventional AlInN/GaN/AlInN, for reducing the short channel effects, gate leakage and enhancing the frequency performance. By using the p-GaN back barrier layer on the device performance of the proposed structure is done by using 2D Sentaurus TCAD simulations by Drift-Diffusion (DD) model, which are calibrated/validated with the previously published experimental results. Simulation are done to analyze the transfer characteristics, transconductance (g_m), Gate leakage current (I_g), threshold voltage (V_{th}), On-current Off current ratio (I_{on}/I_{off}), gate capacitance (C_{gg}) and cut off frequency (f_r) of the proposed device. A comparison is done between the device without back barrier layer and the proposed device with p-GaN back barrier layer.

Key words:- p-GaN BackBarrier Layer, 2DEG, Heterostructure, I_g , V_{th} , f_r .

1. INTRODUCTION

The AlInN/GaN-based high electron mobility transistor (HEMT) has emerged as superior alternative to the conventional AlGaIn/GaN HEMT for high-power, high-frequency applications. The AlInN/GaN heterostructure is gaining importance due to several structural advantages over AlGaIn/GaN heterostructure. In these paper we are including double gate structure for AlInN/GaN/AlInN. Lattice matching using by 17% of indium in AlInN i.e. $\text{Al}_{0.83}\text{In}_{0.17}\text{N}/\text{GaN}/\text{Al}_{0.83}\text{In}_{0.17}\text{N}$ avoids stress at the interface, which helps to improve the device's reliability. Another advantage is strong spontaneous polarization in an AlInN/GaN/AlInN heterostructure induces a higher two-dimensional electron gas (2DEG) density in the channel which implies radio-frequency (RF) performances could be much improved by scaling down gate length as well as the AlInN barrier thickness. Taking the advantage of these material properties, excellent performance has been reported for the AlInN/GaN/ AlInN HEMT devices over past decade. Using of double gate structure to attain, In these present work, we propose and perform the simulation by using p-GaN backbarrier. This device would support enhancement mode operation, exhibit reduced short channel effects, reduced leakage and higher f_T . In this structure the AlGaIn back barrier layer is avoided by doping a small portion of the existing GaN buffer layer with p type material, making it p-GaN back barrier layer. The performance of the proposed device as been analyzed comprehensively for checking its viability for high frequency and switching applications. Thus, extensively simulations are done to analyze the performance of the proposed device. The parameters analyzed in the simulation include transfer characteristic, g_m , gate leakage, I_{on}/I_{off} and f_T . These results as been obtained from the simulations and compared with the previously published experimentally data.

2. DEVICE DESCRIPTION

The proposed structure of the device by using of P-GaN as back barrier in AlInN/GaN/AlInN Gate-Recessed Enhancement-Mode HEMT. The p-GaN back barrier device of has gate length (L_g) of 50 nm, 4.8 nm AlInN barrier, 1 nm AlN spacer layer, 30 nm GaN channel, 100 nm p-GaN back barrier layer.




Fig.1. Device structure

The gate consists of Au (50nm) metal. Source and drain consist of metal and a contact resistance R_c in simulation. The source/drain regions are doped with a concentration $5E20 \text{ cm}^3$ and have abrupt doping profile at the source and drain ends. Narrow bandgap GaN layer just beneath the wide bandgap AlInN barrier. Where a double gate structure as been used to obtain high performance. Where T-gate as been used in the structure to have gate control on the structure.

3. SIMULATION MODEL CALIBRATION




Fig.2. Experimental and simulated transfer characteristics

In this section we simulated the AlInN/GaN/AlInN without back barrier Gate Recessed Enhancement Mode HEMT device for calibrating the simulation model. The simulated transfer characteristics are

compared with the experimentally obtained transfer characteristics from previously published work [2]. These model parameters are tuned to achieve close matching between experimental and simulation results. Once matching is done, the calibrated simulation model is then applied for simulating the proposed structure of AlInN/GaN/AlInN Gate-Recessed Enhancement-Mode HEMT device with p-GaN backbarrier. These simulations are done by using Sentaurus TCAD Drift– Diffusion (DD) transport model [2]. The DD model provides relatively fast simulation and runs with an acceptable level of accuracy. As the temperature effects are not analyzed in this work, the Thermodynamic and Hydrodynamic model are not chosen.

4. RESULTS AND DSCUSSION

The transfer characteristics of the gate length 50 nm of AlInN/GaN/ AlInN Gate-Recessed Enhancement-Mode HEMT devic with 100 nm width p-GaN back barrier with a hole concentration of $1 \times 10^{17} \text{cm}^{-3}$ device.




Fig.3. Simulated waveform

Where these device as been leads to drain current versus gate voltage in the gate length of 50nm. Where a gate leakage as been reduced by introducing the p-GaN back barrier in AlInN/GaN/AlInN. Where these value as been referred to the experimental value of presence back barrier and without back barrier .




Fig.4. Curves of current gas leakage

where these output shows the leakage current comparison between with back barrier and without back barrier. Where a gate capacitance value as been detected, where a simulated and experimental curves shows the gate capacitance value by comparison to with back barrier and without back barrier.




Fig.5. Simulated curves for C_{gg} versus V_{gs} curve

Where a cut frequency as been increased by the insertion of p-GaN used as a back barrier. Where these result as been compared to the absence back barrier as the experimental value.




Fig.6. Simulated curves (both) for f_T variations with V_{gs}

CONCLUSION

We have studied by the simulation of $Al_{0.83}In_{0.17}N/GaN/Al_{0.83}In_{0.17}N$ (for mole concentration $x=0.17$) using double gate structure, where the effect of p-GaN back barrier layer on the device performance of the proposed structure of $AlInN/GaN/AlInN$ Gate-Recessed Enhancement-Mode HEMT. These results obtained from the simulations are compared with the previously reported results by other group of the device without back barrier layer. These device with p-GaN back barrier shows the excellent electrostatic

control leading to obtain a very low gate leakage value. These device also shows a very high Ion/Ioff ratio in the range of 10^7 .

REFERENCES

1. Z. Kourdi, B. Bouazza*, A. Guen-Bouazza & M. Khaouani.(2015), Side Effects in a HEMT Performance with InAlN/GaN, Journal of Electrical Engineering.
2. Sarosij Adak a, Arghyadeep Sarkar b, Sanjit Swain a, Hemant Pardeshi a, Sudhansu Kumar Pati a, Chandan Kumar Sarkar a(2014), High performance AlInN/AlN/GaN p-GaN backbarrier Gate-Recessed Enhancement-Mode HEMT, Elsevier.
3. Li Ming, Wang Yong,(2014), Low-leakage-current AlGaIn/GaN HEMTs on Si substrates with partially Mg-doped GaN buffer layer by metal organic chemical vapor deposition ,Chinese Physical Society and IOP Publishing Ltd.
4. Prabha.P.Nair¹, D.Nirmal², Sajitha Soman³, M S Annie Ramya⁴, Kingsly Jeba.I⁵(2013) Design and Simulation of GaN/AlGaIn HEMTs with Low Leakage Current and High ON/OFF Current Ratio IEEE.
6. Yi-Wei Lian, Yu-Syuan Lin, Hou-Cheng Lu, Yen-Chieh Huang, and Shawn S. H. Hsu(2012) AlGaIn/GaN HEMTs on Silicon With Hybrid Schottky–Ohmic Drain for High Breakdown Voltage and Low Leakage Current, IEEE.
7. Hemant Pardeshi^{J*}, Arghyadeep Sarkar², N Mohankumar³, Chandan Kumar Sarkari(2012), Effect of Barrier layer thickness on device performance of AlInN/GaN Underlap DG MOSFET, IEEE
8. H.F. Sun, A.R. Alt, H. Benedickter, et al, IEEE Electron Device Lett. 31 (2010) 957–959.
9. H. Wang, J. Chung, X. Gao, et al, Phys. Status Solidi (C) 7 (2010) 2440–2444.
10. J.Kuzmik, G.Pozzovivo, C.Ostermaier, et al, J. Appl. Phys. 106 (2009). pp. 124503–124503-7.